为了正常的体验网站,请在浏览器设置里面开启Javascript功能!

ACU7502主控MP3原理电路图

2013-05-06 1页 pdf 51KB 49阅读

用户头像

is_852141

暂无简介

举报
ACU7502主控MP3原理电路图 1 2 3 4 5 6 7 8 A B C D 87654321 D C B A Title Number RevisionSize A3 Date: 6-Oct-2006 Sheet of File: C:\Documents and Settings\dick\桌面\ACU75xx.ddbDrawn By: G PI O _G 0 G PI O _B 4 IC ER ST - IC EE N - V CC NGND IC ED I IC EC K IC E...
ACU7502主控MP3原理电路图
1 2 3 4 5 6 7 8 A B C D 87654321 D C B A Title Number RevisionSize A3 Date: 6-Oct-2006 Sheet of File: C:\Documents and Settings\dick\桌面\ACU75xx.ddbDrawn By: G PI O _G 0 G PI O _B 4 IC ER ST - IC EE N - V CC NGND IC ED I IC EC K IC ED O V D D RB - CE 2- CE 1- D 7 AVCC VREFI AVDD HOSCI HOSCO VBAT GND VCC LRADC1 U SB D M U SB D P A O U TR A O U TL A G N D M IC IN V M IC V CC U RE S RS T- LO SC I LO SC O D0 D1 D2 D3 D4 D5 D6 GPIO_C0 VDD MRD- MWR- GND GPIO_C1 CLE ALE RTCVDD Y2 32K768Hz R17 10M 5% C43 12pF C44 12pF LO SC I LO SC O ICERST- ICEEN- ICEDI ICECK ICEDO 1 2 3 4 5 J1 CON5 C30 474 C21 104 + C29 47uF C10 224 AVCC C11 224 AVDD Y1 24MHz C18 15pF C17 15pF HOSCO HOSCI C3 224 C2 224 VCC C1 224 VDD The connection between NGND and GND should be as short as possible. GND RCTL VF of D4 < 0.4V, and IR < 5uA.Optional for DRM VCC VDD A G N D R1 390K 1% R11 1M 1% C32 10uF U SB V D D CE 5- CPU MODULE R2 10K 1% VDD C33 0.1uF USBVDD G PO _A 0 G PO _A 1 G PO _A 2 CE3- CE4- C16 100pF MIC1 EM5BPS C31 474 + C40 224 R13 2K2 5% VMIC MICIN E5 + C37 220uF + C36 220uF C39 103 C38 103 AOUTL AOUTR R15 20 5% R14 20 5% L7 100M@600 DCR<0.2ohm FM _A N T L5 100M@600 DCR<0.2ohm L6 100M@600 DCR<0.2ohm EARPHONE E6 E7G2 G R2 R L2 LJ2 EarPhone MIC 1 2 3 4 5 J3 USB Port USBDM USBDP R12 6K2 1% URES USBPOWER USB AA1 BA4 BB 3 AB 2 CMC1 CMC-0805 E2 E3 E4 VBAT DC5V C12 224 + C34 47u VIN3 G 1 VOUT 2 U4 XC6206P302M USBPOWER BATTERY BAT1 1xAAA+C35 10u GND D4 CDBU00340 + C41 10uF/NC 1 2 J4 BACK BATTERY R16TBD RTCVDDVIN3 G 1 VOUT 2 U5 XC6206P182M + C42 10uF C23 104 VCC VCC DC-DC L2 18uH DCR< 0.7ohm D3 RB491D PI-filter circuit of net VREFI should be put close to the Pin VREFI of ACU7502. LXVCC VCC L4 100uH DCR<2ohm +C27 47u AVCC AVCC + C26 47u AVCC C13 224 C22 104 C4 224 +C24 47u L3 100uH DCR<2ohm AVDD R3 1K 5% +C25 47u L1 18uH DCR< 0.7ohm D1 RB491D LXVDDVBAT AGND VDD AVDD VIN3 G 1 VOUT 2 U1 XC6206P152M C6 224 VREFI C19 104 Voltage Reference + C28 10uF C5 224 D0 D1 D2 D3 D4 D5 D6 D7 MWR- ALE CLE CE1- MRD- VCC C7 224 VCC V C C 12 CLE16 ALE17 WE18 WP19 I/O0 29 I/O1 30 I/O2 31 I/O3 32 V SS 13 V SS 36 I/O4 41 I/O5 42 I/O6 43 I/O7 44 SE6 R/B7 RE8 CE19 V C C 37 K 9K 1G 08 U O M CE210 U2 K9K1G08U0M CE2- C8 224 RB- NAND FLASH R8 1K 5% D2 RB491D ICE MODULE G N D C20 104 RST- R10 10K 5% C9 224 VCC VCC VCC GNDAGND VDDFB E1 D0 D1 D2 D3 D4 D5 D6 D7 MWR- ALE CLE CE3- MRD- VCC C14 224 VCC V C C 12 CLE16 ALE17 WE18 WP19 I/O0 29 I/O1 30 I/O2 31 I/O3 32 V SS 13 V SS 36 I/O4 41 I/O5 42 I/O6 43 I/O7 44 SE6 R/B7 RE8 CE19 V C C 37 K 9K 1G 08 U O M CE210 U3 K9K1G08U0M CE4- C15 224 RB- R9 1K 5% VCC K1 Reset R35 20K 5% R36 160K 5% D6 XB0ASB03A1BRL8 22uH DCR<0.5ohm + C46 10uF@20V VOLED C47 104@20VGND 2 VCC5 SHDN#4 FB 3 SW 1 U6 XC9119 C45 103@20V R34 1M VOLEDEN OLED E11 k10 PLAY/PAUSE PLAY E9 R29 51K 1% k9 AB/Rec RCTL k2 Next AN1 k8 Vol- R25 15K 1% R22 20K 1% R23 20K 1% R26 15K 1% R24 20K 1% R27 27K 1% R28 33K 1% k6 Eq k7 Vol+ k5 Loop k3 Prev k4 Mode VCC R21 100K 1% HOLD VCC 1 2 3 S1 HOLD key PLAYGPIO_B4 HOLD GPO_A1 VCC R30 100K 1% E8 E10 D/C GPO_A0 VOLEDEN GPIO_G0 LCM_RST-GPIO_C1 AN1<0.70V, Key Next effective; AN1=0.86V, Key Prev effective; AN1=1.06V, Key Mode effective; AN1=1.24V, Key Loop effective; AN1=1.42V, Key Eq effective; AN1=1.62V, Key Vol+ effective; AN1=1.80V, Key Vol- effective; AN1=2.00V, Key AB/Rec effective; AN1>2.20V, no key pressedKEYMODULE CE5- MWR- MRD- D0 D1 D2 D3 D4 D5 D6 D7 VOLEDR37 910K 5% VCC VCOMH GND LCM_RST- D/C C48 224@16V C49 224@16V CS#15 RES#16 D/C17 R/W(RW#)18 E(RD#)19 D020 D121 D222 D323 D424 D525 D626 D727 IREF28 VCOMH29 VCC30 VSS2 GDR3 VDDB4 FB5 RESE6 VBREF7 NC8 NC31 NC1 NC9 NC10 VDD11 BS112 BS213 NC14 J5 SSD1303 128*64 R19 4K7 5% R18 4K7 5% VCC R20 100K 5% VCC Short R4 and R5 when the Nand flash U2 has dual-CEs; leave them unconnected when it has sigle CE-. In U3, do it as the same. R4 0R/NC R6 0R/NC VCC USBPOWER VBAT R33 100K 5% D5 1N4148 USBPOWER Q1 MOSFET N B1 C 3 E 2 T2 MMBT2222NPNR32 100K 5% VCC R31 10K 5% R ES ET # 46 U SB D M 7 U SB D P 6 U SB G N D 5 U R ES 4 U V C C 3 U SB V D D 8 PA V C C 9 A O U TR 10 A O U TL 11 PA G N D 12 V R D A 13 M IC IN 14 V M IC 15 LO SC O 2 LO SC I 1 A G N D 16 AVCC 17 AVDD 19 VDD 20 VREFI 18 VCC 24 HOSCI 25 VDDFB 23 LRADC1 22 HOSCO 26 BAT 27 VCC 21 GPIOB0 28 GPIOB2 29 GND 31 LXVDD 30 NGND 32 LX V C C 33 G PI O G 0 37 C E5 # 36 C E2 # 34 C E1 # 35 V D D 38 G PI O B 4 45 R /B # 39 G PO A 1 40 G PO A 2 41 G PO A 0 42 IC EE N # 43 IC ER ST # 44 V C C 47 GND54 D 7 48 D649 D550 D451 D352 D253 D155 D056 MWR#57 MRD#58 CLE59 ALE60 GPIOC161 GPIOC062 VDD63 ACU7502 RTCVDD64 T1 ACU7502 R5 0R/NC R7 0R/NC Administrator 文本框 www.MyDigit.cn
/
本文档为【ACU7502主控MP3原理电路图】,请使用软件OFFICE或WPS软件打开。作品中的文字与图均可以修改和编辑, 图片更改请在作品中右键图片并更换,文字修改请直接点击文字进行修改,也可以新增和删除文档中的内容。
[版权声明] 本站所有资料为用户分享产生,若发现您的权利被侵害,请联系客服邮件isharekefu@iask.cn,我们尽快处理。 本作品所展示的图片、画像、字体、音乐的版权可能需版权方额外授权,请谨慎使用。 网站提供的党政主题相关内容(国旗、国徽、党徽..)目的在于配合国家政策宣传,仅限个人学习分享使用,禁止用于任何广告和商用目的。

历史搜索

    清空历史搜索