为了正常的体验网站,请在浏览器设置里面开启Javascript功能!

FPGA可编程逻辑器件芯片XC6SLX9-2CSG324I中文规格书

2020-11-10 5页 pdf 331KB 7阅读

用户头像

is_409244

暂无简介

举报
FPGA可编程逻辑器件芯片XC6SLX9-2CSG324I中文规格书Spartan-6FPGAPackagingUG385(v2.4)November13,2019Chapter1:PackagingOverviewTable1-4showsthenumberofavailableI/OsandthenumberofdifferentialpairsforeachSpartan-6FPGAdevice/packagecombination.NotallI/Ostandardscanbeusedonallpins.Forexample,formanydifferentialstandards,t...
FPGA可编程逻辑器件芯片XC6SLX9-2CSG324I中文规格书
Spartan-6FPGAPackagingUG385(v2.4)November13,2019Chapter1:PackagingOverviewTable1-4showsthenumberofavailableI/OsandthenumberofdifferentialpairsforeachSpartan-6FPGAdevice/packagecombination.NotallI/Ostandardscanbeusedonallpins.Forexample,formanydifferentialstandards,theoutputsareonlyavailableinbanks0and2.Forinformationonbankingrules,seeUG381,Spartan-6FPGASelectIOResourcesUserGuide.Table1-4:AvailableI/OPin/Device/PackageCombinationsSpartan-6DeviceUserI/OPinsSpartan-6FPGAPackageTQG144CPG196CSG225FT(G)256CSG324FG(G)484CS(G)484FG(G)676FG(G)900LX4AvailableUserI/Os102106132––––––DifferentialPairs515366––––––LX9AvailableUserI/Os102106160186200––––DifferentialPairs51538093100––––LX16AvailableUserI/Os–106160186232––––DifferentialPairs–538093116––––LX25AvailableUserI/Os–––186226266–––DifferentialPairs–––93113133–––LX45AvailableUserI/Os––––218316320358–DifferentialPairs––––109158160179–LX75AvailableUserI/Os–––––280328408–DifferentialPairs–––––140164204–LX100AvailableUserI/Os–––––326338480–DifferentialPairs–––––163169240–LX150AvailableUserI/Os–––––338338498576DifferentialPairs–––––169169249288LX25TAvailableUserI/Os––––190250–––DifferentialPairs––––95125–––LX45TAvailableUserI/Os––––190296296––DifferentialPairs––––95148148––LX75TAvailableUserI/Os–––––268292348–DifferentialPairs–––––134146174–LX100TAvailableUserI/Os–––––296296376498DifferentialPairs–––––148148188249LX150TAvailableUserI/Os–––––296296396540DifferentialPairs–––––148148198270Spartan-6FPGAPackagingUG385(v2.4)November13,2019PinDefinitionsPinDefinitionsPinNameDirectionDescriptionUserI/OPinsIO_LXXY_#Input/OutputAlluserI/Opinsarecapableofdifferentialsignalingandcanimplementpairs(1).EachuserI/OislabeledIO_LXXY_#,where:IOindicatesauserI/Opin.LXXYindicatesadifferentialpair,withXXauniquepairinthebankandY=[P|N]forthepositive/negativesidesofthedifferentialpair.#indicatesthebanknumber.Spartan-6FPGAPackagingUG385(v2.4)November13,2019Chapter1:PackagingOverviewReservedPinsNCN/AWhenfoundinatableortextfile,anNCindicatesthatthispinisnotconnectedinthespecificdevice/packagecombination.However,insomedevicesinthesamepackage,anotherpinnameisusedtodescribethispin.CMPCS_B_2InputReserved.LeaveunconnectedorconnectHigh(VCCO_2).Table1-6:Spartan-6FPGAPinDefinitions(Cont’d)PinNameDirectionDescriptionSpartan-6FPGAPackagingUG385(v2.4)November13,2019Spartan-6FPGABanksGTPTransceiverPins(GTPA1_DUALPrimitive)(4)MGTAVCCN/APower-supplypinfortransceivermixed-signalcircuitry.MGTAVTTTX,MGTAVTTRXN/APower-supplypinforTXandRXcircuitry.MGTAVTTRCALN/APower-supplypinfortheresistorcalibrationcircuit.MGTAVCCPLL0MGTAVCCPLL1N/APower-supplypinforPLL.MGTREFCLK0/1PInputPositivedifferentialreferenceclock.MGTREFCLK0/1NInputNegativedifferentialreferenceclock.MGTRREFInputPrecisionreferenceresistorpinforinternalcalibrationtermination.MGTRXP[0:1]InputPositivedifferentialreceiveport.MGTRXN[0:1]InputNegativedifferentialreceiveport.MGTTXP[0:1]OutputPositivedifferentialtransmitport.MGTTXN[0:1]OutputNegativedifferentialtransmitport.Table1-6:Spartan-6FPGAPinDefinitions(Cont’d)PinNameDirectionDescriptionSpartan-6FPGAPackagingUG385(v2.4)November13,2019Chapter1:PackagingOverviewSpartan-6FPGABankInformationTable1-7showsthebanknamesandlocations.Notallbanksareavailableineverydevice/packagecombination.Figure1-1throughFigure1-5visuallydescribeadeviceviewoftheFPGAbanknumbering.Table1-7:Spartan-6FPGABankNumberingBankLocationsDescription0TopAlldevices1RightAlldevices2BottomAlldevices;containsmostconfigurationpins3LeftAlldevices4Left,TopExtrabankinLX75/LX75T,LX100/LX100T,LX150/LX150TinFG(G)676andFG(G)900packages5Right,TopExtrabankinLX75/LX75T,LX100/LX100T,LX150/LX150TinFG(G)676andFG(G)900packages101Top,LeftGTPtransceiverbankinallLXTdevices123Top,RightGTPtransceiverbankinLX45T,LX75T,LX100T,LX150T245Bottom,LeftGTPtransceiverbankinLX75T,LX100T,LX150TinFG(G)676andFG(G)900packages267Bottom,RightGTPtransceiverbankinLX75T,LX100T,LX150TinFG(G)676andFG(G)900packagesX-RefTarget-Figure1-1Figure1-1:I/OBanksforAllLX4,LX9,LX16,LX25,andLX45DevicesandfortheLX75,LX100andLX150DevicesintheCS(G)484andFG(G)484PackagesUG385_c1_01_012810BANK0BANK3BANK1BANK2
/
本文档为【FPGA可编程逻辑器件芯片XC6SLX9-2CSG324I中文规格书】,请使用软件OFFICE或WPS软件打开。作品中的文字与图均可以修改和编辑, 图片更改请在作品中右键图片并更换,文字修改请直接点击文字进行修改,也可以新增和删除文档中的内容。
[版权声明] 本站所有资料为用户分享产生,若发现您的权利被侵害,请联系客服邮件isharekefu@iask.cn,我们尽快处理。 本作品所展示的图片、画像、字体、音乐的版权可能需版权方额外授权,请谨慎使用。 网站提供的党政主题相关内容(国旗、国徽、党徽..)目的在于配合国家政策宣传,仅限个人学习分享使用,禁止用于任何广告和商用目的。

历史搜索

    清空历史搜索