5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
Title
Size Document Number Rev
Date: Sheet of
B
1 5Tuesday, February 02, 2010
Title
Size Document Number Rev
Date: Sheet of
B
1 5Tuesday, February 02, 2010
Title
Size Document Number Rev
Date: Sheet of
B
1 5Tuesday, February 02, 2010
AX88178 RTL8211CL/RTL8251CL RGMII GigaPHY Reference Schematic Index
Page3:
Realtek RTL8211CL/RTL8251CL GigaPHY
(25MHz Crystal, RJ-45 Transformer)
Page1:
Schematic Index (This Page)
Page 5:
Revision History
Page4:
Power Circuit
Page2:
AX88178
(12MHz Crystal, EEPROM,
USB Connector, Reset Circuit)
ASIX ELECTRONIC CORPORATION
Schematic Index
AX88178_RTL8211CL_RTL8251CL V1.00
Note:
1.Please refer to AX88178 USB-to-Gigabit Ethernet Application
Design Note for more AX88178 PCB layout design notes.
2.Please contact ASIX Support (support@asix.com.tw) to get AX88178
EEPROM User Guide for more details about AX88178 EEPROM setting.
3.Please deliver us your AX88178 schematic and your AX88178
EEPROM data file for further review.
4.Please contact Realtek's support guys to get the latest
RTL8211CL/RTL8251CL reference schematic and Layout Guide
and further suggestions before making your PCB board.
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
RPU
DMRS
EECK
EECS
EEDI
EEDO
XIN12M
XOUT12M
GND
RESET#
MAC_VDD33A
RX_CLK
RXD3
RXD2
RXD1
RXD0
RX_DV
TXD3_T
TXD2_T
TXD1_T
TX_EN_T
MDIO
TXD1
TXD0
TX_EN
USBACT
USBSPD
USB_GND
C
H
A
S
S
I
S
G
N
D
DM
DP
USB_5V
XOUT12MXIN12M
EEDO
EECS
EEDI
EECK
MDC_T MDC
GND
MAC_VDD33A
RREF
USBSPD
DB MAC_VDD25
DB
USB_5V VBUS
DPRS
DM
DP
PHY125MO
FORCEF# GND
USBACT
FORCEF#
RGMII_EN
GPIO1
MAC_VDD33
INT_REG
RGMII_EN
GND
MAC_VDD33
MAC_VDD33
RESET#
TXD2
TXD3
GPIO2PHY_RST#
INT_REG
GND
MAC_VDD33
MAC_VDD33
GPIO2 GND
RX_CLK
RXD3
RXD2
RXD1
RXD0
RX_DV
MDIO
TXD1
TXD0
TX_EN
MDC
TXC
TXD2
TXD3
PHY125MO
PHY_RST#
USB_GND
MAC_VDD33
GND
USB_5V
TXD0_T
PHY_Pwr
TXCTXC_T PHY_Pwr
TXC
RXD0
RXD1
RXD2
RX_CLK
RX_DV
TXD1
TXD0
TX_EN
MDC
MDIO
RXD3
TXD3
TXD2
PHY125MO
PHY_Pwr
PHY_RST#
USB_GND
USB_5V
MAC_VDD33
GND
MAC_VDD33
MAC_VDD33 MAC_VDD33A
MAC_VDD33 MAC_VDD25
MAC_VDD33
MAC_VDD33AMAC_VDD33 MAC_VDD25
MAC_VDD33
MAC_VDD33A
USB_5V
MAC_VDD25
Title
Size Document Number Rev
Date: Sheet of
C
2 5Tuesday, February 02, 2010
Title
Size Document Number Rev
Date: Sheet of
C
2 5Tuesday, February 02, 2010
Title
Size Document Number Rev
Date: Sheet of
C
2 5Tuesday, February 02, 2010
USB Full Speed LED
USB High Speed & TX Transfer LED
Force USB Full Speed mode(Pull down)
RGMII mode enable (GMII mode: R26 NC)
Pin21 V25 : Internal regulator 2.5V power output.
Pin22 VDDAH : Internal regulator 3.3V power input.
11 ohm@100MHz
ASIX ELECTRONIC CORPORATION
AX88178
AX88178_RTL8211CL_RTL8251CL V1.00
12MHz +- 30ppm Crystal
for USB interface *Note2-1
USB Connector
93C56 or 93C66 EEPROM
*Note2-1:
The capacitor of 12MHz crystal clock MUST be 12pF. The following is the reason:
The AX88178 expects the ideal frequency range for the 12Mhz clock; this will
give most margins for the internal PLL to generate a good 480Mhz clock,
which is required by USB High Speed mode. That range is still within
the USB 2.0 spec, which requires 480Mhz +/-500ppm accuracy.
Our extensive testing in the past showed higher capacitor value could put the
12Mhz out of above range, which sometimes can cause some problem during
USB High Speed mode enumeration.
For example, during the 100 times of repeatedly plug-and-unplug test,
there may be 1 time that AX88178 may not be initialized properly.
This is related to the bit error rate on USB bus in High Speed mode,
which is higher if 12Mhz is out of above range. Therefore, we strongly
suggest customers to use 12pF capacitor on 12MHz clock circuit for most
stable operation of the chip.
*Note2-4:
AX88178 on-chip 3.3V to 2.5V regulator is a low dropout
regulator (LDO), which requires some large external
compensating capacitors on its input (pin #22) and
output (pin #21) pins.
The C8, C9, C10 and C11 capacitors are the compensating
capacitors for the on-chip regulator.
Power and by-pass capacitors
Enable/Disable On-chip
3.3V to 2.5V Regulator
(Default: enabled regulator)
The DB pin should be pulled up
for normal operation
C5,C6 : Must be 12pF
AX88178 Reset Circuit
/3/
/3//3//3//3/
/3/
/3/
/3//3//3//3/
/3/
/3//3/
/3/
/4//3/
/4/
/4/
/3//4/
/4/
*Note2-4
*Note2-2
*Note2-3
*Note2-5
*Note2-2:
The C1 12pF capacitor between the DP and DM signals is optional
to filter the common-mode noise and should
be placed as close as pin #31 and #32.
*Note2-3:
The GPIO1 and GPIO2 signals are used to control GigaPHY
power and reset signals for passing the USB-IF compliant test.
*Note2-5:
All power pins should be implemented with a by-pass capacitor,
and the by-pass capacitor should be as close as the power pin.
Reserved for EMI
close to AX88178
C23
0.1uF
C23
0.1uF
R21 22R21 22
C5
12pF
C5
12pF
C3
0.1uF
C3
0.1uF
C14
0.1uF
C14
0.1uF
R9 47KR9 47K
C28
0.1uF
C28
0.1uF
R28 47KR28 47K
C24
0.1uF
C24
0.1uF
C27
0.1uF
C27
0.1uF
C18
0.1uF
C18
0.1uF
C19
0.1uF
C19
0.1uF
L1
SBK160808T-110Y-S
L1
SBK160808T-110Y-S
R13 22R13 22
+ C8
4.7uF/10V
+ C8
4.7uF/10V
U3
93C56
U3
93C56
CS1
SK2
DI3
DO4 GND 5
NC 6
NC 7
VCC 8
R2
39K
R2
39K
+ C9
4.7uF/10V
+ C9
4.7uF/10V
R20 1MR20 1M
C20
0.1uF
C20
0.1uF
R26 15KR26 15K
C6
12pF
C6
12pF
C26
0.1uF
C26
0.1uF
D1 LED_OD1 LED_O
R7 1.5KR7 1.5K
+ C13
4.7uF/10V
+ C13
4.7uF/10V
C21
0.1uF
C21
0.1uF
R22 330R22 330
C22
0.1uF
C22
0.1uF
R14 22R14 22
R12 100R12 100
R8 12.1K 1%R8 12.1K 1%
+ C12
4.7uF/10V
+ C12
4.7uF/10V
R23 47KR23 47K
C25
0.1uF
C25
0.1uF
C11
0.1uF
C11
0.1uF
R19 330R19 330
C10
0.1uF
C10
0.1uF
R10 22R10 22
U1
AX88178
U1
AX88178
DP32
DM31
DPRS36
DMRS35
VBUS10
RPU34
XIN12M26
XOUT12M27
RREF30
RGMII_EN/NC103
DB65
XIN125M101
RESET_N12
EXTWAKEUP_N11
GPIO21
GPIO12
GPIO03
PHYRST_N122
FORCEFS_N15
LED125
USB_SPEED_LED126
TESTSPEEDUP13
HS_TEST_MODE42
SCAN_TEST43
SCAN_ENABLE44
CLK60EXT45
CLKSEL46
RX_CLK 104
RXD7 114
RXD6 113
RXD5 112
RXD4 111
RXD3 110
RXD2 109
RXD1 108
RXD0 107
RX_DV 105
RX_ER 106
COL 116
CRS 115
TX_CLK 102
GTX_CLK 91
TXC 90
TXD7 76
TXD6 77
TXD5 78
TXD4 79
TXD3 82
TXD2 83
TXD1 84
TXD0 85
TX_EN 89
TX_ER 88
MDIO 120
MDC 121
MDINT 117
N
C
7
3
N
C
7
2
N
C
7
1
N
C
7
0
N
C
4
8
N
C
4
7
N
C
1
4
EECK4
EECS5
EEDI6
EEDO9
VDD3128
VDD397
VDD341
VDD319
VDD38
AVDD339
AVDD337
AVDD328
VDDAH22
GNDAH23
V2521
INT_REGULATOR_EN20
VDD2 80
VDD2 86
VDD2 123
N
C
5
9
N
C
5
8
N
C
5
2
N
C
5
1
G
N
D
1
2
7
G
N
D
1
2
4
G
N
D
1
1
9
G
N
D
1
0
0
G
N
D
9
8
G
N
D
8
7
G
N
D
8
1
G
N
D
7
5
G
N
D
4
0
G
N
D
2
5
G
N
D
1
8
G
N
D
1
7
G
N
D
7
A
G
N
D
6
9
A
G
N
D
6
7
A
G
N
D
6
3
A
G
N
D
6
0
A
G
N
D
5
5
A
G
N
D
5
4
A
G
N
D
5
0
A
G
N
D
3
8
A
G
N
D
3
3
A
G
N
D
2
9
VDDK 16
VDDK 24
VDDK 74
VDDK 99
VDDK 118
AVDDK 49
AVDDK 53
AVDDK 57
AVDDK 64
AVDDK 66
AVDDK 68
N
C
6
2
N
C
6
1
N
C
5
6
N
C
9
2
N
C
9
3
N
C
9
4
N
C
9
5
N
C
9
6
R18 22R18 22
D2 LED_GD2 LED_G
R24 NC,4.7KR24 NC,4.7K
C1
NC,12pF
C1
NC,12pF
R27 47KR27 47K
S1
SW SPST
S1
SW SPST
R6 4.7KR6 4.7K
R15 22R15 22
C4
NC,10pF
C4
NC,10pF
U2
XC61CN2802MR
U2
XC61CN2802MR
VIN3
VOUT 1
VSS 2
C7
0.1uF
C7
0.1uF
R4
47K
R4
47K
C17
0.1uF
C17
0.1uF
C30
0.1uF
C30
0.1uF
R25 4.7KR25 4.7K
C16
0.1uF
C16
0.1uF
4 1
23
J1
USB-CON
4 1
23
J1
USB-CON
GND 4
VDD5 1
D+ 3
D- 2
S
6
S
5
R1
47K
R1
47K
Y1 CRYSTAL 12MHzY1 CRYSTAL 12MHz
C15
0.1uF
C15
0.1uF
C2
0.1uF
C2
0.1uF
C29
0.1uF
C29
0.1uF
R11 100R11 100
R16 22R16 22
R3 39.0R3 39.0
R17 22R17 22
R5
39.0
R5
39.0
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
RX_CTL
RX_CLK
XTAL2
TXD3
TXD2
TXD1
TXD0
TX_CTL
RXD3
RXD2
RXD1
RXD0
MDIO
MDC
TXC
CLK125
PHY_RST#
RXD1/TXDLY
RXD2/AN0
RXD3/AN1
PHY_VDD33
LED1_AD1
LED2_RXDLY
LED0_AD0
PHY_VDD33
DA+
DA-
C
H
A
S
S
I
S
G
N
D
DB+
DB-
DC+
DC-
DD+
DD-
C
H
A
S
S
I
S
G
N
D
MDI2-
MDI3+
MDI1+
MDI3-
MDI2+
MDI0-
MDI1-
MDI0+
MDI2+
MDI3+
PHY_AVDD10
PHY_AVDD10
MDI3-
MDI0-
PHY_AVDD33
MDI1-
MDI2-
MDI0+
MDI1+
T
X
D
0
P
H
Y
_
V
D
D
3
3
R
X
_
C
T
L
/
R
M
I
I
T
X
D
1
T
X
C
P
H
Y
_
V
D
D
3
3
R
X
D
3
/
A
N
1
X
T
A
L
1
R
S
E
T
P
H
Y
_
A
V
D
D
3
3
X
T
A
L
2
V
D
D
R
E
G
L
E
D
2
_
R
X
D
L
Y
R
E
G
O
U
T
_
V
1
0
V
D
D
R
E
G
E
N
S
W
R
E
G
A
V
D
D
1
0
/
P
W
O
U
T
1
0
D
PHY_VDD10
CLK125
MDC
PHYRSTB
LED0_AD0
LED1_AD1
TX_CTL
TXD3
TXD2
PHY_VDD10
P
H
Y
_
V
D
D
3
3
AVDD10/PWOUT10D
ENSWREG
PHY_VDD3
PHY_AVDD3
PHY_VDD10
PHY_AVDD10
REGOUT_V10
PHYRSTB
P
H
Y
_
V
D
D
3
3
PHY_RST#
C
H
A
S
S
I
S
G
N
D
C
H
A
S
S
I
S
G
N
D
RX_CLK
R
X
D
1
/
T
X
D
L
Y
R
X
D
2
/
A
N
0
RXD3
RXD2
RXD1
RXD0
RX_CTL
PHY_VDD33
LED0_AD0
MDIO
LED1_AD1
PHY_AVDD33
PHY_VDD33
PHY_AVDD10
GND
MDI2+
MDI2-
MDI0+ MDI1+
MDI1-
VDD33
MDI3-
MDI3+
MDI0-
VDD33
VDD33
G
N
D
GND
G
N
D
XTAL1
GND
VDDREG
RX_CLK
RXD3
RXD2
TXC
RXD1
RXD0
RX_DV
TXD2
TXD1
TX_EN
TXD3
TXD0
MDC
MDIO
PHY125MO
PHY_RST#
PHY_VDD33
PHY_AVDD33
PHY_VDD10
PHY_AVDD10
REGOUT_V10
VDD33
GND
Title
Size Document Number Rev
Date: Sheet of
C
3 5Tuesday, February 02, 2010
Title
Size Document Number Rev
Date: Sheet of
C
3 5Tuesday, February 02, 2010
Title
Size Document Number Rev
Date: Sheet of
C
3 5Tuesday, February 02, 2010
/2/
/2//2/
/2/
/2/
/2/
/2/
/2//2/
/2/
/2/
/2/
/2//2/
/2/
/2/
AN0
Pull High
TX/RX Activity LED
Link LED (Any speed)
/4/
/4/
/4/
/4/
/4/
C50, C51 Reserved for EMI
close to LAN connector
ASIX ELECTRONIC CORPORATION
RTL8211CL_RTL8251CL GigaPHY
AX88178_RTL8211CL_RTL8251CL V1.00
U6, U7 Reserved for cable discharge (ESD protection reference circuit)
/4/
1.Enable On-chip Switch Regulator:
Connect ENSWREG to PHY_VDD33
(i.e. Mount R31 and unmount R34)
2.Disable On-chip Switch Regulator: (Default)
Connect ENSWREG to GND
(i.e. Mount R34 and unmount R31) Enable all Nway capabilities
Delay TXCLK/RXCLK 2ns
PHY Address=01
AN1
Pull High
TXDLK
Pull High
RXDLK
Pull High
AD1
Pull Low
AD0
Pull High
/4//2/
Hardware Configuration25MHz +- 50ppm Crystal
for Ethernet interface
PHY Reset Circuit
Gigabit Magetic + RJ45 Connector
ESD Protection Circuit (Optional)
Reserved for EMI
close to PHY
The bypass capacitors (C31,C32)
should be as close as VDDREG pins
The Ethernet LED circuit is a reference circuit
while the PHY Address was set to 01h.
(i.e. LED0_AD0 was pulled high and LED1_AD1 was pulled low)
Please check Realtek's GigaPHY reference circuit for more details
if necessary.
Ethernet LED Circuit
Note:
1.The RTL8211CL/RTL8251CL GigaPHY reference circuits are for customers'
reference purpose.
Please contact Realtek's support guys to get the latest RTL8211CL/RTL8251CL
reference schematic and Layout Guide before making your PCB board.
C31 must be a ceramic (X5R) capacitor
C32 is recommended to be ceramic capacitor
(Unmount R30, C31, C32 while disabling
on-chip regulator)
C33 should be as close as AVDD10 pin
The 3.3V power input VDDREG trace
should be wider than 40 mils
(Keep floating while disabling
on-chip switching regulator)
The 1.05V power output
REG_OUT trace should
be wider than 60 mils
(Keep floating while disabling
on-chip switching regulator)
2.Please exactly follow up Realtek's RTL8211CL/RTL8251CL Layout Guide to
layout RTL8211CL/RTL8251CL 3.3V to 1.05V On-chip Switching Regulator and
Ethernet magnetic circuits; otherwise,the RTL8211CL/RTL8251CL might not work
normally. Please refer to Realtek's layout guide for more details.
On-Chip Switching Regulator Circuit
Controlled by
AX88178 GPIO2
Reference Transformer Part
No. list
YL18-3002S
YuTai Electronics Co.,LTD
TEL:86-574-63620701,63621610
http;//www.yutai-elec.com
EMAIL:nico_yu@yeah.net
C34
27pF
C34
27pF
R36 4.7KR36 4.7K
R52 22R52 22
1
2
3
5
4
6
U6
1
2
3
5
4
6
U6
1
2
3 4
5
6
U4
YL18-3002S
U4
YL18-3002S
TCT1 1
TD1+ 2
TD1- 3
TCT2 4
TD2+ 5
TD2- 6
TCT3 7
TD3+ 8
TD3- 9
TCT4 10
TD4+ 11
TD4- 12MX4-13
MX4+14
MCT415
MX3-16
MX3+17
MCT318
MX2-19
MX2+20
MCT221
MX1-22
MX1+23
MCT124
R29 4.7KR29 4.7K
C38 0.1uFC38 0.1uF R
4
3
7
5
R
4
3
7
5
D4
LED1
D4
LED1
C36
0.01uF
C36
0.01uF
R35 4.7KR35 4.7K
CON1
RJ45S1X1
CON1
RJ45S1X1
DA+ 11
DA- 12
DB+ 13
DB- 16
DC+ 14
DC- 15
DD+ 17
DD- 18
FGND2
FGND1
GH14
GH23
C51
100pF
C51
100pF
C35
27pF
C35
27pF
R49 22R49 22
R
4
2
7
5
R
4
2
7
5
C44
1000pF/2KV-X-SA
C44
1000pF/2KV-X-SAC45
1000pF/2KV-X-SA
C45
1000pF/2KV-X-SA
R32 4.7KR32 4.7K
R30
NC,0
R30
NC,0
R45
4.7K
R45
4.7K
C39 0.1uFC39 0.1uF
C40
0.01uF
C40
0.01uF
R46 0R46 0
R40 1.5KR40 1.5K
C46
0.1uF
C46
0.1uF
Y2
CRYSTAL 25MHz
Y2
CRYSTAL 25MHz
R
4
1
7
5
R
4
1
7
5
1
2
3
5
4
6
U7
1
2
3
5
4
6
U7
1
2
3 4
5
6
R51 22R51 22
C33
0.1uF
C33
0.1uF
R54 330RR54 330R
RTL8211CL\
RTL8251CL
U5
RTL8211CL\
RTL8251CL
U5
MDI[0]+1
MDI[0]-2
FB103
MDI[1]+4
MDI[1]-5
AVDD336
GND7
MDI[2]+8
MDI[2]-9
AVDD1010
MDI[3]+11
MDI[3]-12
R
X
C
T
L
1
3
R
X
D
0
1
4
D
V
D
D
3
3
1
5
R
X
D
1
/
T
X
D
L
Y
1
6
R
X
D
2
/
A
N
0
1
7
R
X
D
3
/
A
N
1
1
8
R
X
C
1
9
G
N
D
2
0
D
V
D
D
3
3
2
1
T
X
C
2
2
T
X
D
0
2
3
T
X
D
1
2
4
TXD2 25
TXD3 26
TXCTL 27
DVDD10 28
PHYRSTB 29
MDC 30
MDIO 31
CLK125 32
GND 33
LED0/PHYAD0 34
LED1/PHYAD1 35
DVDD10 36
D
V
D
D
3
3
3
7
L
E
D
2
/
I
N
T
B
/
R
X
D
L
Y
3
8
E
N
S
W
R
E
G
3
9
A
V
D
D
1
0
4
0
A
V
D
D
3
3
4
1
C
K
X
T
A
L
1
4
2
V
D
D
R
E
G
4
5
R
S
E
T
4
6
G
N
D
4
7
R
E
G
_
O
U
T
4
8
C
K
X
T
A
L
2
4
3
V
D
D
R
E
G
4
4
R34
0
R34
0
D3
LED0
D3
LED0
R
4
4
7
5
R
4
4
7
5
C50
100pF
C50
100pF
R31
NC,0
R31
NC,0
R39 2.49K 1%R39 2.49K 1%
C42 0.01uFC42 0.01uF
R37 4.7KR37 4.7K
C47
NC,10pF
C47
NC,10pF
+
C31
NC,22uF
+
C31
NC,22uF
R48 22R48 22
R53 330RR53 330R
C32
NC,0.1uF
C32
NC,0.1uF
R47 22R47 22
C37
0.01uF
C37
0.01uF
C48
0.1uF
C48
0.1uF
C43 0.01uFC43 0.01uF
C41
0.01uF
C41
0.01uF
R38 4.7KR38 4.7K
R50 22R50 22
R33
0
R33
0
C49
0.1uF
C49
0.1uF
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
MAC_VDD33
PHY_VDD33
PHY_VDD10
USB_GND
USB_5V
USB_GND
5V
USB_5V 5V
PHY_Pwr
PHY_Pwr
REGOUT_V10
PHY_AVDD10
REGOUT_V10
VDD33
PHY_AVDD33
PHY_Pwr
5V
GND
MAC_VDD33
PHY_VDD33
PHY_VDD10
GND
USB_5V
USB_GND
PHY_Pwr
PHY_AVDD10
REGOUT_V10
VDD33
PHY_AVDD33
MAC_VDD33
USB_5V
PHY_VDD33
PHY_AVDD33
PHY_AVDD10
PHY_VDD10
VDD33
Title
Size Document Number Rev
Date: Sheet of
C
4 5Tuesday, February 02, 2010
Title
Size Document Number Rev
Date: Sheet of
C
4 5Tuesday, February 02, 2010
Title
Size Document Number Rev
Date: Sheet of
C
4 5Tuesday, February 02, 2010
3.3V VCC Power for AX88178:
Max. 3.3V/200mA/660mW
/2/
/3/
/3/
/2//3/
/2/
/2/
/2/
11 ohm@100MHz
11 ohm@100MHz
/3/
/3/
ASIX ELECTRONIC CORPORATION
Power
AX88178_RTL8211CL_RTL8251CL V1.00
/3/
/3/
USB Connector 5V VCC Input:
5V/500mA/2500mW
5V to 3.3V Linear Regulator
with 300mA output current
*Note4-1:
The RTL8211CL/RTL8251CL GigaPHY power circuits and power consumption information are
for customers' reference purpose.
Please contact Realtek's support guys to get more detailed information of
RTL8211CL/RTL8251CL GigaPHY related power circuits and power consumption information.
5V to 3.3V Switching Regulator
with 600mA output current
*Note4-1RTL8211CL/RTL8251CL Power Circuit
AX88178 Power Circuit
The bypass capacitors (C75,C76)
should be as close as L6 or L5
L5 (4.7uH) must be kept within
200 mils of REG_OUT pin
C75 must be a ceramic (X5R) capacitor
C76 is recommended to be ceramic capacitor
while using RTL8211CL/RTL8251CL
on-chip switching regulator
On-Chip Switching Regulator Circuit
5V to 1.05V Switching Regulator
with 600mA output current
Controlled by
AX88178 GPIO1
Controlled by
AX88178 GPIO1
The bypass capacitors (C64,C66)
should be as close as L4
C63
0.1uF
C63
0.1uF
L2
SBK160808T-110Y-S
L2
SBK160808T-110Y-S
R57
0
R57
0
+ C75
22uF
+ C75
22uF
+ C55
4.7uF/10V
+ C55
4.7uF/10V
U10
RT8008PB
U10
RT8008PB
VIN4
EN1
LX 3
FB 5
G
N
D
2
L3
SBK160808T-110Y-S
L3
SBK160808T-110Y-S
+ C64
22uF
+ C64
22uFC67
0.1uF
C67
0.1uF
L6
2.2uH
L6
2.2uH
C66
0.1uF
C66
0.1uF
C72
0.1uF
C72
0.1uF
C59
0.1uF
C59
0.1uF
+ C53
4.7uF/10V
+ C53
4.7uF/10V
C60
15pF
C60
15pF
C58
0.1uF
C58
0.1uF
C73
0.1uF
C73
0.1uF
C79
0.1uF
C79
0.1uF
C78
0.1uF
C78
0.1uF
C76
0.1uF
C76
0.1uF
+ C54
10uF/10V
+ C54
10uF/10V
C80
0.1uF
C80
0.1uF
R60
240K 1%
R60
240K 1%
C56
0.1uF
C56
0.1uF
C74
0.1uF
C74
0.1uF
R56
43K 1%
R56
43K 1%
+ C65
4.7uF/10V
+ C65
4.7uF/10V
C81
0.1uF
C81
0.1uF
R55
200K 1%
R55
200K 1%
L5
NC,4.7uH-700mA
L5
NC,4.7uH-700mA
R58
1.5K 1%
R58
1.5K 1%
C68
0.1uF
C68
0.1uF
C71
15pF
C71
15pF
C57
0.1uF
C57
0.1uF
U9
RT8008PB
U9
RT8008PB
VIN4
EN1
LX 3
FB 5
G
N
D
2
R61
0
R61
0
+ C52
4.7uF/10V
+ C52
4.7uF/10V
C69
0.1uF
C69
0.1uF
+ C77
4.7uF/10V
+ C77
4.7uF/10V
C61
0.1uF
C61
0.1uF
L4
2.2uH
L4
2.2uH
C70
0.1uF
C70
0.1uF
R62
27K 1%
R62
27K 1%
U8
RT9161A-3.3V
U8
RT9161A-3.3V
G
N
D
1
V
I
N
2
V
O
U
T
3
C62
0.1uF
C62
0.1uF
R59
200K 1%
R59
200K 1%
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
Title
Size Document Number Rev
Date: Sheet of
B
5 5Tuesday, February 02, 2010
Title
Size Document Number Rev
Date: Sheet of
B
5 5Tuesday, February 02, 2010
Title
Size Document Number Rev
Date: Sheet of
B
5 5Tuesday, February 02, 2010
ASIX ELECTRONIC CORPORATION
Revision Histroy
AX88178_RTL8211CL_RTL8251CL V1.00
Revision History
Revision Date Comment
V1.00 2009/08/11 Initial release.